### MC3301 LM2900 MC3401 LM3900


# Quad Single Supply Operational Amplifiers


These internally compensated Norton operational amplifiers are designed specifically for single positive power supply applications found in industrial control systems and automotive electronics. Each device contains four independent amplifiers — making it ideal for applications such as active filters, multi-channel amplifiers, tachometers, oscillators and other similar usage.

- Single Supply Operation
- Internally Compensated
- Wide Unity Gain Bandwidth: 4.0 MHz Typical
- Low Input Bias Current: 50 nA Typical
- High Open-Loop Gain: 1000 V/V Minimum
- Large Output Voltage Swing: (V<sub>CC</sub> 1) V<sub>p-p</sub>

# QUAD OPERATIONAL AMPLIFIERS

SILICON MONOLITHIC INTEGRATED CIRCUIT





#### **MAXIMUM RATINGS**

Rating	Symbol	LM2900/ LM3900	MC3301	MC3401	Unit V	
Supply Voltage	vcc	+32	+28	+18		
Input Current (I <sub>in</sub> + or I <sub>in</sub> -)	lin		mA			
Output Current	lo		mA			
Power Dissipation ( $T_A = +25^{\circ}C$ ) Derate above $T_A = +25^{\circ}C$	P <sub>D</sub> 1/R <sub>0</sub> JA		mW/°C			
Ambient Temperature Range LM2900 LM3900	TA	-40 to +85 0 to +70	-40 to +85	0 to +70	°C	
Storage Temperature Range	T <sub>stg</sub>		-65 to +150		°C	

#### ORDERING INFORMATION

Device	Temperature Range	Package				
LM3900D MC3401D	0040 7000	SO-14				
LM3900N MC3401P	0° to +70°C	Plastic				
LM2900N MC3301P	–40° to +85°C	DIP				

**ELECTRICAL CHARACTERISTICS** ( $V_{CC}$  = +15 Vdc,  $R_L$  = 5.0 k $\Omega$ .  $T_A$  = +25°C [each amplifier], unless otherwise noted.)

				2. 'A = +25°C [each amplifier], unless otherwise noted.)										
Characteristics		LM2900		LM3900		MC3301			MC3401					
	Symbol	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
Open-Loop Voltage Gain f = 100 Hz, R <sub>L</sub> = 5.0 k T <sub>A</sub> = T <sub>low</sub> to T <sub>high</sub> (Notes 1, 2)	AVOL	1.2	2.0	_	1.2	2.0	=	1.2	2.0	=	1.2	2.0	=	V/m¹
Input Resistance (Inverting Input)	ri	_	1.0	Τ_	_	1.0	† <del>-</del>	-	1.0	+-	0.1	1.0	+	MΩ
Output Resistance	ro	-	8.0	_	_	8.0	<b> </b>	<del>                                     </del>	8.0	+_		8.0		kΩ
Input Bias Current (Inverting Input) TA = T <sub>low</sub> to T <sub>high</sub> (Note 1)	IB	=	50	200	=	50	200	ΙΞ	50	300	† <u>-</u> -	50	300 500	nA
Slew Rate (C <sub>L</sub> = 100 pF, R <sub>L</sub> = 2.0 k) Positive Output Swing Negative Output Swing	SR	=	0.5 20	=	=	0.5 20		=	0.5	=	=	0.5		V/µs
Unity Gain Bandwidth	BW	-	4.0	_	_	4.0	<b> </b>	_	4.0	<del> </del>	<del> </del>	4.0	-	MHz
Output Voltage Swing (Note 7) $ \begin{array}{l} V_{CC} = +15 \text{ V, } R_L = 2.0 \text{ k} \\ V_{Out} \text{ High } (l_{in} 0, l_{in} += 0) \\ V_{Out} \text{ Low } (l_{in} 10 \text{ µA, } l_{in} += 0) \\ V_{CC} = \text{Maximum Rating, } R_L = \infty \\ V_{Out} \text{ High } (l_{in} 0, l_{in} += 0) \end{array} $	VOH VOL VOH	13.5	14.2 0.03 29.5	0.2	13.5	14.2 0.03 29.5	0.2	13.5	14.2 0.03 25.5	0.2	13.5	14.2 0.03	0.2	V
Output Current Source Sink (Note 3) Low Level Output Current I <sub>in</sub> — = 5.0 μA, V <sub>OL</sub> = 1.0 V	ISource ISink IOL	6.0 0.5 —	10 0.87 5.0		6.0 0.5 —	10 0.87 5.0	_ _ _	5.0 0.5 —	10 0.87 5.0	5.0 0.5	5.0 0.5	10 0.87 5.0		mA
Supply Current (All Four Amplifiers) Noninverting Inputs Open Noninverting Inputs Grounded	DO DG	_	6.9 7.8	10 14	-	6.9 7.8	10 14	-	6.9 7.8	10	_	6.9 7.8	10 14	mA
Power Supply Rejection (f = 100 Hz)	PSR		55	_	_	55	_	_	55			55	_	dB
Mirror Gain ( $T_A$ = $T_{low}$ to $T_{high}$ ; Notes 1, 4) $I_{in}$ += 20 $\mu A$ $I_{in}$ += 200 $\mu A$	Ai	0.90 0.90	1.0	1.1 1.1	0.90 0.90	1.0	1.1	0.90 0.90	1.0 1.0	1.1	0.90 0.90	1.0	1.1	μА
$\Delta$ Mirror Gain (T <sub>A</sub> = T <sub>low</sub> to T <sub>high</sub> ; Notes 1, 4) 20 $\mu$ A ≤ $l_{in}$ + ≤ 200 $\mu$ A	ΔA <sub>i</sub>	_	2.0	5.0	_	2.0	5.0	-	2.0	5.0	_	2.0	5.0	%
Mirror Current ( $T_A = T_{low}$ to $T_{high}$ ; Notes 1, 5)		_	10	500	_	10	500		10	500		10	500	щА
Negative Input Current (Note 6)		_	1.0			1.0			1.0	-		1.0	_	—μΑ mA

- - = 0°C for LM3900, MC3401
- $T_{high} = +85^{\circ}C \text{ for LM290, MC3301}$
- = +70°C for LM3900, MC3401 2. Open-Loop voltage gain is defined as voltage gain from the inverting input to the output.
- 3. Sink current is specified for linear operation. When the device is used as a comparator (non-linear operation) where the inverting input is overdriven, the sink current (low level output current) capability is typically 5.0 mA.
- 4. This specification indicates the current gain of the current mirror which is used as the noninverting input.
- 5. Input VBE match between the noninverting and inverting inputs occurs for a mirror current (noninverting input current) of approximately
- 6. Clamp transistors are included to prevent the input voltages from swinging below ground more than approximately -0.3 V. The negative input currents that may result from large signal overdrive with capacitive input coupling must be limited externally to values of approximately 1.0 mA. If more than one of the input terminals are simultaneously driven negative, maximum currents are reduced. Common mode biasing can be used to prevent negative input voltages.
- 7. When used as a noninverting amplifier, the minimum output voltage is the VBE of the inverting input transistor.


Figure 2. Open-Loop Voltage Gain versus Supply Voltage 2500 DPEN-LOOP VOLTAGE GAIN (V/V) 2000 1500 1000 500 0 0 3.0 6.0 9.0 12 15 18 21 24 27 SUPPLY VOLTAGE (Vdc)


Figure 3. Output Resistance versus Frequency


10 k

10 k

100 k








#### OPERATION AND APPLICATIONS

#### **Basic Amplifier**

The basic amplifier is the common emitter stage shown in Figures 7 and 8. The active load  $I_1$  is buffered from the input transistor by a PNP transistor, Q4, and from the output by an NPN transistor, Q2. Q2 is biased Class A by the current source  $I_2$ . The magnitude of  $I_2$  (specified  $I_{sink}$ ) is a limiting factor in capacitively coupled linear operation at the output. The sink of

the device can be forced to exceed the specified level by keeping the output dc voltage above  $\approx 1.0$  V resulting in an increase in the distortion appearing at the output. Closed-loop stability is maintained by an on-the-chip 3-pF capacitor shown in Figure 10 on the following page. No external compensation is required.



A noninverting input obtained by adding a current mirror as shown in Figure 9. Essentially all current which enters the noninverting input,  $l_{in}^+$ , flows through the diode CR1. The voltage drop across CR1 corresponds to this input current magnitude and this same voltage is applied to a matched device, Q3. Thus Q3 is biased to conduct an emitter current equal to  $l_{in}^+$ . Since the alpha current gain of Q3  $\approx$  1, its

collector current is approximately equal to  $l_{in}^+$  also. In operation this current flows through an external feedback resistor which generates the output voltage signal. For inverting applications, the noninverting input is often used to set the dc quiescent level at the output. Techniques for doing this are discussed in the "Normal Design Procedure" section.

Figure 8. A Basic Gain Stage





Figure 9. Obtaining A Noninverting Input



#### **Biasing Circuitry**

The circuitry common to all four amplifiers is shown in Figure 11. The purpose of this circuity is to provide biasing voltage for the PNP and NPN current sources used in the amplifiers.

The voltage drops across diodes CR2, CR3 and CR4 are used as references. The voltage across resistor R1 is the sum of the drops across CR4 and CR3 minus the  $V_{BE}$  of Q8. The PNP current sources (Q5, ect.) are set to the magnitude  $V_{BE}/R1$  by transistor Q6. Transistor Q7 reduces base current

loading. The voltage across resistor  $R_2$  is the sum of the voltage drops across CR2, CR3 and CR4, minus the VBE drops of transistor Q9 and diode CR5 thus the current set is established by CR5 in all the NPN current sources (Q10, ect.). This technique results in current source magnitudes which are relatively independent of the supply voltage. Q11 (Figure 7) provides circuit protection from signals that are negative with respect to ground.

Figure 10. A Basic Operational Amplifier





Figure 11. Biasing Circuitry



#### **NORMAL DESIGN PROCEDURE**

- 1. Output Q-Point Biasing
  - A. A number of techniques may be devised to bias the quiescent output voltage to an acceptable level. However, in terms of loop gain considerations it is usually desirable to use the noninverting input to effect the biasing, as shown in Figures 12 and 13. The high impedance of the collector of the noninverting "current mirror" transistor helps to achieve the maximum loop gain for any particular configuration. It is desirable that the noninverting input current be in the 10 μA to 200 μA range.
  - B. V<sub>CC</sub> Reference Voltage (see Figures 12 and 13) The noninverting input is normally returned to the V<sub>CC</sub> voltage (which should be well filtered) through a resistor (R<sub>r</sub>) allowing the input current, (l<sub>in</sub>+) to be within the range of 10 μA to 200 μA.

- Choosing the feedback resistor (Rf) to be equal to  $^{1}/_{2}$  Rr will now bias the amplifier output DC level to approximately V<sub>CC</sub>/2. This allows the maximum dynamic range of the output voltage.
- C. Reference Voltage other than  $V_{CC}$  (see Figure 14) The biasing resistor  $(R_f)$  may be returned to a voltage  $(V_f)$  other than  $V_{CC}$ . By setting  $R_f = R_f$ , (still keeping  $I_{in}$  +between 10  $\mu$ A and 200  $\mu$ A) the output DC level will be equal to  $V_f$ . The expression for determining  $V_{Odc}$  is:

$$V_{\mbox{Odc}} = \frac{(A_i)(V_r)(R_f)}{R_r} + \left(1 - \frac{R_f}{R_r} A_i\right) \, \phi$$

where  $\varphi$  is the VBE drop of the input transistors (approximately 0.6 Vdc @ +25°C and assumed equal).  $A_i$  is the current mirror gain.

Figure 12. Inverting Amplifier





Figure 13. Noninverting Amplifier



#### 2. Gain Determination


#### A. Inverting Amplifier

The amplifier is normally used in the inverting mode. The input may be capacitively coupled to avoid upsetting the dc bias and the output is normally capacitively coupled to eliminate the dc voltage across the load. Note that when the output is capacitively coupled to the load, the value of Isink becomes a limitation with respect to the load driving capabilities of the device is direct coupled. In this configuration, the ac gain is determined by the ratio of Rf to Rf, in the same manner as for a conventional operational amplifier:

$$A_V = \frac{R_f}{R_i}$$


The lower corner frequency is determined by the coupling capacitors to the input and load resistors. The upper corner frequency will usually be determined by the amplifier internal compensation. The amplifier unity gain bandwidth is typically be 400 kHz with 20 dB of closed-loop gain or 40 kHz with 40 dB of closed-loop gain. The exception to this occurs at low gains where the input resistor selected is large. The pole formed by the amplifier input capacitance, stray capacitance and the input resistor may occur before the closed-loop gain intercepts the open-loop response curve. The inverting input capacity is typically 3.0 pF.

Figure 14. Inverting Amplifier with Arbitrary Reference



\*Select for low frequency response.

Figure 15. Inverting Amplifier with Ay = 100 and  $V_r = V_{CC}$ 



#### B. Noninverting Amplifier

These devices may be used in the noninverting mode (see Figure 13). The amplifier gain in this configuration is subject to the current mirror gain. In addition, the resistance of the input diode must be included in the value of the input resistor. This resistance is approximately  $\frac{26}{l_{in}} + \Omega, \text{ where } l_{in} + \text{is input current in milliamperes.}$  The noninverting AC gain expression is given by:

$$A_V = \frac{(R_f)(A_i)}{R_i + \frac{26}{l_{in} + (mA)}}$$

The bandwidth of the noninverting configuration for a given  $R_f$  value is essentially independent of the gain chosen. For  $R_f = 510 \, \mathrm{k}\Omega$  the bandwidth will be in excess of 200 kHz for noninverting of 1, 10, or 100. This is a result of the loop gain remaining constant for these gains since the the input resistor is effectively isolated from the feedback loop.

Figure 16. Tachometer Circuit





Figure 17. Voltage Regulator



Note: For positive T<sub>C</sub> zeners R2 and R1 can be selected to give T<sub>C</sub> output.

Figure 18. Logic "OR" Gate




Figure 19. Logic "NAND" Gate (Large Fan-In)




Figure 20. Logic "NOR" Gate




Figure 21. R-S Flip-Flop




Figure 22. Astable Multivibrator




Figure 23. Positive-Edge Differentiator

Output Rise Time ≈ 0.22 ms Input Change Time Constant ≈ 1.0 ms





Figure 24. Negative-Edge Differentiator



V<sub>O(dc)</sub> ≈ 7.0 Vdc Output Rise Time ≈ 0.22 ms Input Change Time Constant ≈ 1.0 ms

Figure 25. Amplifier and Driver for a 50  $\Omega$  Line




Figure 26. Basic Bandpass and Notch Filter




Figure 27. Bandpass and Notch Filter





Figure 28. Voltage Regulator



 $V_O = V_Z + 0.6 \text{ Vdc}$ 

- NOTES: 1. R is used to bias the zener.
  - If the zener TC is positive, and equal in magnitude to the negative TC of the input to the operational amplifier (~2.0 mV/°C), the output is zero-TC. A 7.0 V zener will give approximately zero-TC.

Figure 29. Zero Crossing Detector

