

## CMOS BCD-to-Seven-Segment Latch/Decoder/Driver For Liquid-Crystal Displays


High-Voltage Types (20-Volt Rating)

#### Features:

- Display blanking of all illegal input combinations
- Latch storage of code
- Capability of driving two low power TTL loads, two HTL loads, or one low power Schottky load over the full rated-temperature range
- Pin-for-pin replacement for the CD4056B (with pin 7 tied to V<sub>SS</sub>)
- Direct LED driving capability

CD4543B is a BCD-to-seven segment latch/decoder/driver designed primarily for liquid-crystal display (LCD) applications. It is also capable of driving light emitting diode (LED), incandescent, gas-discharge, and fluorescent displays. This device is functionally similar to and serves as direct replacement for the CD4056B when pin 7 is connected to  $V_{SS}$ . It differs from the CD4056B in that it has a display blanking capability instead of a level-shifting function and requires only one power supply. When the CD4056B is used in the level shifting mode, two power supplies are required. When the CD4543B is used for LCD applications, a square wave must be applied to the PHASE input and the backplane of the LCD device. For LED applications a logic 0 is required at the PHASE input for common-cathode devices; a logic 1 is required for commonanode devices (see truth table).

The CD4543B is supplied in 16-lead dual-in-line plastic packages (E suffix), 16-lead small-outline packages (M, M96, MT, and NSR suffixes), and 16-lead thin shrink small-outline packages (PW and PWR suffixes).



- 100% tested for guiescent current at 20 V
- Maximum input current of 1 μA at 18 V over full package-temperature range; 100 nA at 18 V and 25°C
- Noise margin (full package-temperature range)= 1 V at V<sub>DD</sub>=5 V

- = 5-V, 10-V, and 15-V parametric ratings
- Meets all requirements of JEDEC Tentative Standard No. 13B, "Standard Specifications for Description of 'B' Series CMOS Devices"

#### **Applications:**

- Instrument display driver
- Dashboard display driver
- Computer/calculator display driver
- Timing device driver (clocks, watches, timers)




Fig. 1 - BCD-to-seven-segment latch/decoder/driver CD4543B logic circuit diagram.

#### RECOMMENDED OPERATING CONDITIONS at TA=25°C, Unless Otherwise Specified

÷

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:


		Lik	NITS 🗎 👘	
CHARACTERISTIC	VDD (V)	MIN.	түр.	UNITS
Supply-Voltage Range (For TA=Full Package-Temperature Range)		3	- 18	V
	5	250	125	1
Latch Disable Pulse Width twH	10	100	50	1.1
	15	80 40	40	<b>j</b>
	5	60	15	
Minimum Data Setup Time tSU	10	20	-5	ns
	15	10	-5	
	5	25	-5	]
Minimum Data Hold Time t <sub>H</sub>	10	20	10	
	15	20	10	1


r


#### **STATIC ELECTRICAL CHARACTERISTICS**

CHARAC-	an a	СО	NDITION	IS	LIMITS AT INDICATED TEMPERATURES (°C)							
TERISTIC		Vo	VIN	VDD			<u> </u>	1		+25		UNITS
	1 	(V)	(V)	(V)	-55	-40	+85	+125	Min.	Тур.	Max.	1
Quiescent			0, 5	5	5	5	150	150	—	0.04	5	i.
Device	n me a terretaria da terretaria de la competitiva de la competitiv	<u>62</u>	0,10	10	10	10	300	300	—	0.04	10	ء سري جين
Current	IDD	land -	0,15	15	20	20	600	600	_	0.04	20	μA
Max.		-	0,20	20	100	100	3000	3000	_	0.08	100	
Output Low (Sink)		0.4	0, 5	5	0.64	0.61	0.42	0.36	0.51	1	_	
Current	1	0.5	0,10	10	1.6	1.5	1.1	0.9	1.3	2.6	—	
Min.	IOL	1.5	0,15	. 15	4.2	4	2.8	2.4	3.4	6.8	-	
Output High		4.6	0, 5	. 5	-0.46	-0.44	-0.30	-0.26	-0.37	-0.75		mA
(Source)		2.5	0, 5	5	-1.6	-1.5	-1.1	-0.9	-1.3	-2.6	—	
Current	IOH-	9.5	0,10	10	-0.98	-0.92	-0.68	-0.55	-0.8	-1.6	—	
Min.		13.5	0,15	15	-3.33	-3.18	-2.2	-1.9	-2.7	-5.4		_
Output Voltage:	n National and a	-	0, 5	5	e ·	0.	05		—	0	0.05	
Low-Level	VOL	-	0,10	10		0.	05		—	0	0.05	
Max.			0,15	15		0.	05		—	0	0.05	v
Output Voltage:			0, 5	5		4.	95		4.95	5	—	. •
High-Level	Vон	1	0,10	. 10	la la	9.	95	8	9.95	10	—	i den i i i
Min.		_	0,15	15		14.	95		14.95	15	—	
Input Low		0.5,4.5	1	5		1.	5	· •;		-	1.5	
Voltage	VIL	1, 9	<u> –</u>	10		3	3		-		3	
Max.		1.5,13.5	, ,	15		4	<u>k</u>	1	—	_	4	
Input High		0.5,4.5		5	-	3.	5	21	3.5	_	—	V
Voltage	∨ін	1, 9		10		7	· .	4	7	_	—	
Min.		1.5,13.5	—	15		1	1		11	_	—	
Input Current Max.	NI		0,18	18	±0.1	±0.1	±1	±1	CT-	±10-5	±0.1	μA

..







A Second Second

DYNAMIC ELECTRICAL	CHARACTERISTICS	at TA=25° C:	Ci =50 pF	input trate=20 ns. Ri	=200 kΩ
				i	

CHARACTERIST	IC	TEST CONDITIONS		LIMITS All Package	8	UNITS
		V <sub>DD</sub> (V)	MIN.	TYP.	MAX.	
Propagation Delay Time	<sup>t</sup> PHL	5	-	600	1200	
		10	-	200	400	
		15	-	150	300	
		5	—	500	1000	
	<sup>t</sup> PLH	10	—	200	400	
· ·		15		150	300	
		5		180	360	
Transition Time	THE	10	<u> </u>	90	180	
		15	·	65	130	
		5	—	180	360	ns
	ttlH	10	—	90	180	
		15		65	130	
		5	250	125	-	
Latch Disable Pulse Width	twн	10	100	50	-	
		15	80	40	—	
		5	60	15	-	
Address Setup Time	tsu	10	20	-5		
		15	10	-5	_	
		5	25	-5	-	
Address Hold Time	tH	10	20	10	-	
· · · · · · · · · · · · · · · · · · ·		15	20	10		
Input Capacitance	CIN	Any Input	-	5	7.5	pF







Fig. 4 - BCD-to-seven-segment latch/decoder/driver functional diagram.









· • ·

			#0h	<u></u>
14	- <b>FRITE</b>	FAMIP	P13R	CD4543B



COMMERCIAL CMOS HIGH VOLTAGE ICs

3-333









Fig. 12 - Input current test circuit.

Fig. 11 - Input voltage test circuit.

Fig. 10 – Quiescent device current test circuit.



Dimensions and pad layout for CD4543BH.

Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils ( $10^{-3}$ inch).



24-Aug-2018

### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
CD4543BE	ACTIVE	PDIP	N	16	25	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	-55 to 125	CD4543BE	Samples
CD4543BEE4	ACTIVE	PDIP	Ν	16	25	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	-55 to 125	CD4543BE	Samples
CD4543BM	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4543BM	Samples
CD4543BM96	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4543BM	Samples
CD4543BMT	ACTIVE	SOIC	D	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4543BM	Samples
CD4543BNSR	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4543B	Samples
CD4543BPW	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	CM543B	Samples
CD4543BPWR	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	CM543B	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.



#### www.ti.com

## PACKAGE OPTION ADDENDUM

24-Aug-2018

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

#### TAPE AND REEL INFORMATION





### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions a	re nominal												
Devid	e	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CD4543E	M96	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
CD4543E	NSR	SO	NS	16	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
CD4543B	PWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

TEXAS INSTRUMENTS

www.ti.com

## PACKAGE MATERIALS INFORMATION

26-Jan-2013



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CD4543BM96	SOIC	D	16	2500	333.2	345.9	28.6
CD4543BNSR	SO	NS	16	2000	367.0	367.0	38.0
CD4543BPWR	TSSOP	PW	16	2000	367.0	367.0	35.0

D (R-PDSO-G16)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



4211283-4/E 08/12

## D (R-PDSO-G16) PLASTIC SMALL OUTLINE Stencil Openings (Note D) Example Board Layout (Note C) –16x0,55 -14x1,27 -14x1,27 16x1,50 5,40 5.40 Example Non Soldermask Defined Pad Example Pad Geometry (See Note C) 0,60 .55 Example 1. Solder Mask Opening (See Note E) -0,07 All Around

NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
  E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



## **PW0016A**



## **PACKAGE OUTLINE**

## TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



## PW0016A

## **EXAMPLE BOARD LAYOUT**

### TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



## PW0016A

## **EXAMPLE STENCIL DESIGN**

### TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

9. Board assembly site may have different recommendations for stencil design.



<sup>8.</sup> Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

#### MECHANICAL DATA

#### PLASTIC SMALL-OUTLINE PACKAGE

#### 0,51 0,35 ⊕0,25⊛ 1,27 8 14 0,15 NOM 5,60 8,20 5,00 7,40 $\bigcirc$ Gage Plane ₽ 0,25 7 1 1,05 0,55 0-10 Δ 0,15 0,05 Seating Plane — 2,00 MAX 0,10PINS \*\* 14 16 20 24 DIM 10,50 10,50 12,90 15,30 A MAX A MIN 9,90 9,90 12,30 14,70 4040062/C 03/03

NOTES: A. All linear dimensions are in millimeters.

NS (R-PDSO-G\*\*)

**14-PINS SHOWN** 

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



## N (R-PDIP-T\*\*)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- $\triangle$  The 20 pin end lead shoulder width is a vendor option, either half or full width.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2018, Texas Instruments Incorporated